An unused input of a NAND gate can be left unconnected, pulled high by a pull-up resistor and tied together with another input and not change the logic output.
The noise immunity of a logic circuit refers to the circuit's ability to tolerate noise by causing spurious charges in the output voltage.
The principal advantage of MOS ICs over TTL ICs is their fast operating speed.
A major drawback in using ECL logic circuits in conjunction with TTL and MOS circuits is its negative supply voltages and logic levels.
The output current for a LOW output is called a(n) ________.
Several manufacturers have developed logic that combines the best features of TTL and CMOS. This is called ________.
The 74F-Fast TTL integrated-circuit fabrication technique uses reduced interdevice ________ to achieve reduced propagation delays.
ECL gates are noted for their high frequency capability and small output voltage swing.
CMOS stands for "complementary metal-oxide semiconductors" and the FETs are normally enhancement mode devices.
A common means for measuring and comparing the overall performance of an IC family is the speed-power product.
The CMOS series that is pin-compatible with the TTL family is the 4000 series.
Due to the extremely low power requirements of CMOS logic circuits, any number of CMOS and TTL gates can be interconnected.
________ TTL allows three possible output states.
The proliferation of small handheld consumer equipment such as digital video cameras, cellular phones, handheld computers (________), portable audio systems, and other devices has created a need for logic circuits in very small packages.
Totem-pole outputs ________ be connected ________ because ________.
The power dissipation of a CMOS IC will ________.
A ________ is a testing and troubleshooting tool that generates a short-duration pulse when manually activated, usually by depressing a push button.
The ________ is defined as the maximum number of standard logic inputs that an output can drive reliably.
________ is ideally suited for applications using battery power or battery backup power.
In a DIP the spacing between pins is typically ________.
Please disable the adBlock and continue. Thank you.